Return to
CIM_Processor.mof
CVS log
Up to [Pegasus] / pegasus / Schemas / CIM225 / DMTF / Device
|
Return to
CIM_Processor.mof
CVS log
|
Up to [Pegasus] / pegasus / Schemas / CIM225 / DMTF / Device
|
|
File: [Pegasus] / pegasus / Schemas / CIM225 / DMTF / Device / CIM_Processor.mof
(download)
Revision: 1.1, Tue Jun 15 07:33:08 2010 UTC (14 years ago) by s.kodali Branch: MAIN CVS Tags: preBug9676, postBug9676, TASK_PEP317_1JUNE_2013, TASK-TASK_PEP362_RestfulService_branch-root, TASK-TASK_PEP362_RestfulService_branch-merged_out_from_trunk, TASK-TASK_PEP362_RestfulService_branch-merged_in_to_trunk, TASK-TASK_PEP362_RestfulService_branch-merged_in_from_branch, TASK-TASK_PEP362_RestfulService_branch-branch, TASK-PEP362_RestfulService-root, TASK-PEP362_RestfulService-merged_out_to_branch, TASK-PEP362_RestfulService-merged_out_from_trunk, TASK-PEP362_RestfulService-merged_in_to_trunk, TASK-PEP362_RestfulService-merged_in_from_branch, TASK-PEP362_RestfulService-branch, TASK-PEP317_pullop-root, TASK-PEP317_pullop-merged_out_to_branch, TASK-PEP317_pullop-merged_out_from_trunk, TASK-PEP317_pullop-merged_in_to_trunk, TASK-PEP317_pullop-merged_in_from_branch, TASK-PEP317_pullop-branch, RELEASE_2_14_1, RELEASE_2_14_0-RC2, RELEASE_2_14_0-RC1, RELEASE_2_14_0, RELEASE_2_14-root, RELEASE_2_14-branch, RELEASE_2_13_0-RC2, RELEASE_2_13_0-RC1, RELEASE_2_13_0-FC, RELEASE_2_13_0, RELEASE_2_13-root, RELEASE_2_13-branch, RELEASE_2_12_1-RC1, RELEASE_2_12_1, RELEASE_2_12_0-RC1, RELEASE_2_12_0-FC, RELEASE_2_12_0, RELEASE_2_12-root, RELEASE_2_12-branch, RELEASE_2_11_2-RC1, RELEASE_2_11_2, RELEASE_2_11_1-RC1, RELEASE_2_11_1, RELEASE_2_11_0-RC1, RELEASE_2_11_0-FC, RELEASE_2_11_0, RELEASE_2_11-root, RELEASE_2_11-branch, PREAUG25UPDATE, POSTAUG25UPDATE, HEAD, CIMRS_WORK_20130824, BeforeUpdateToHeadOct82011 BUG#: 8782 TITLE: Add Schema 225 to the cvs |
// Copyright (c) 2009 DMTF. All rights reserved.
[Version ( "2.24.1" ),
UMLPackagePath ( "CIM::Device::Processor" ),
Description (
"Capabilities and management of the Processor LogicalDevice." )]
class CIM_Processor : CIM_LogicalDevice {
[Description (
"A free-form string that describes the role of the "
"Processor, for example, \"Central Processor\" or \"Math "
"Processor\"." )]
string Role;
[Description (
"The Processor family type. For example, values include "
"\"Pentium(R) processor with MMX(TM) technology\" "
"(value=14) and \"68040\" (value=96)." ),
ValueMap { "1", "2", "3", "4", "5", "6", "7", "8", "9", "10",
// 11
"11", "12", "13", "14",
"15", "16", "17", "18", "19", "20", "21",
// 24
"24", "25", "26", "27",
"28", "29", "30", "31", "32", "33", "34", "35", "36",
"37", "38", "39", "40", "41", "42", "43",
// 48
"48", "49", "50", "51",
"52", "53", "54", "55", "56", "57", "58", "59", "60",
// 64
"64", "65", "66", "67",
"68", "69", // 80
"80", "81",
"82", "83", "84", "85", "86", "87", "88",
// 96
"96", "97", "98",
"99", "100", "101",
// 112
"112", "120", "121",
"122", "128", "130", "131", "132", "133", "134",
// 135
"135", "136", "137", "138", "139", "140",
"141", "142", "143",
// 144
"144", "145",
"146", "147", "148", "149", "150",
// 160
"160", "161",
"162", "163", "164", "165", "166", "167", "168", "169",
// 170
"170", "171", "172", "173", "174", "175",
"176", "177", "178", "179", // 180
"180", "181",
"182", "183", "184", "185", "186", "187", "188", "189",
// 190
"190", "191", "192",
"193", "194", "195", "196", "197", "198", "199",
// 200
"200", "201", "202",
"203", "204", "205", "206", // 210
"210", "211",
"212", "213", "214", "215", "216", "217", "218", "219",
// 220
"221", "222", "223", "224",
// 230
"230", "231", "232", "233", "234",
"235", "236", "237", "238", "239",
// 250
"250", "251", "254",
"255", "260", "261", "280", "281",
// 300
"300", "301", "302",
"320", "350", "500",
// 65534
"65534", "65535" },
Values { "Other", "Unknown", "8086", "80286", "80386",
"80486", "8087", "80287", "80387", "80487",
// 11
"Pentium(R) brand",
"Pentium(R) Pro", "Pentium(R) II",
"Pentium(R) processor with MMX(TM) technology",
"Celeron(TM)", "Pentium(R) II Xeon(TM)", "Pentium(R) III",
"M1 Family", "M2 Family",
"Intel(R) Celeron(R) M processor",
"Intel(R) Pentium(R) 4 HT processor",
// 24
"K5 Family",
"K6 Family", "K6-2", "K6-3",
"AMD Athlon(TM) Processor Family",
"AMD(R) Duron(TM) Processor", "AMD29000 Family",
// 31
"K6-2+",
"Power PC Family", "Power PC 601", "Power PC 603",
"Power PC 603+", "Power PC 604", "Power PC 620",
"Power PC X704", "Power PC 750",
"Intel(R) Core(TM) Duo processor",
"Intel(R) Core(TM) Duo mobile processor",
"Intel(R) Core(TM) Solo mobile processor",
"Intel(R) Atom(TM) processor",
// 48
"Alpha Family",
"Alpha 21064", "Alpha 21066", "Alpha 21164",
"Alpha 21164PC", "Alpha 21164a", "Alpha 21264",
"Alpha 21364",
// 56
"AMD Turion(TM) II Ultra Dual-Core Mobile M Processor Family",
"AMD Turion(TM) II Dual-Core Mobile M Processor Family",
"AMD Athlon(TM) II Dual-Core Mobile M Processor Family",
"AMD Opteron(TM) 6100 Series Processor",
"AMD Opteron(TM) 4100 Series Processor",
// 64
"MIPS Family",
"MIPS R4000", "MIPS R4200", "MIPS R4400", "MIPS R4600",
"MIPS R10000",
// 80
"SPARC Family",
"SuperSPARC", "microSPARC II", "microSPARC IIep",
"UltraSPARC", "UltraSPARC II", "UltraSPARC IIi",
"UltraSPARC III", "UltraSPARC IIIi",
// 96
"68040",
"68xxx Family", "68000", "68010", "68020", "68030",
// 112
"Hobbit Family",
"Crusoe(TM) TM5000 Family", "Crusoe(TM) TM3000 Family",
"Efficeon(TM) TM8000 Family", "Weitek",
"Itanium(TM) Processor",
"AMD Athlon(TM) 64 Processor Family",
"AMD Opteron(TM) Processor Family",
"AMD Sempron(TM) Processor Family",
"AMD Turion(TM) 64 Mobile Technology",
// 135
"Dual-Core AMD Opteron(TM) Processor Family",
"AMD Athlon(TM) 64 X2 Dual-Core Processor Family",
"AMD Turion(TM) 64 X2 Mobile Technology",
"Quad-Core AMD Opteron(TM) Processor Family",
"Third-Generation AMD Opteron(TM) Processor Family",
"AMD Phenom(TM) FX Quad-Core Processor Family",
"AMD Phenom(TM) X4 Quad-Core Processor Family",
"AMD Phenom(TM) X2 Dual-Core Processor Family",
"AMD Athlon(TM) X2 Dual-Core Processor Family",
// 144
"PA-RISC Family",
"PA-RISC 8500", "PA-RISC 8000", "PA-RISC 7300LC",
"PA-RISC 7200", "PA-RISC 7100LC", "PA-RISC 7100",
// 160
"V30 Family",
// 161
"Quad-Core Intel(R) Xeon(R) processor 3200 Series",
"Dual-Core Intel(R) Xeon(R) processor 3000 Series",
"Quad-Core Intel(R) Xeon(R) processor 5300 Series",
"Dual-Core Intel(R) Xeon(R) processor 5100 Series",
"Dual-Core Intel(R) Xeon(R) processor 5000 Series",
"Dual-Core Intel(R) Xeon(R) processor LV",
"Dual-Core Intel(R) Xeon(R) processor ULV",
"Dual-Core Intel(R) Xeon(R) processor 7100 Series",
"Quad-Core Intel(R) Xeon(R) processor 5400 Series",
"Quad-Core Intel(R) Xeon(R) processor",
"Dual-Core Intel(R) Xeon(R) processor 5200 Series",
"Dual-Core Intel(R) Xeon(R) processor 7200 Series",
"Quad-Core Intel(R) Xeon(R) processor 7300 Series",
"Quad-Core Intel(R) Xeon(R) processor 7400 Series",
"Multi-Core Intel(R) Xeon(R) processor 7400 Series",
// 176
"Pentium(R) III Xeon(TM)",
"Pentium(R) III Processor with Intel(R) SpeedStep(TM) Technology",
"Pentium(R) 4", "Intel(R) Xeon(TM)",
// 180
"AS400 Family",
"Intel(R) Xeon(TM) processor MP",
"AMD Athlon(TM) XP Family", "AMD Athlon(TM) MP Family",
"Intel(R) Itanium(R) 2",
"Intel(R) Pentium(R) M processor",
"Intel(R) Celeron(R) D processor",
"Intel(R) Pentium(R) D processor",
"Intel(R) Pentium(R) Processor Extreme Edition",
"Intel(R) Core(TM) Solo Processor",
// 190
"K7",
"Intel(R) Core(TM)2 Duo Processor",
"Intel(R) Core(TM)2 Solo processor",
"Intel(R) Core(TM)2 Extreme processor",
"Intel(R) Core(TM)2 Quad processor",
"Intel(R) Core(TM)2 Extreme mobile processor",
"Intel(R) Core(TM)2 Duo mobile processor",
"Intel(R) Core(TM)2 Solo mobile processor",
"Intel(R) Core(TM) i7 processor",
"Dual-Core Intel(R) Celeron(R) Processor",
// 200
"S/390 and zSeries Family",
"ESA/390 G4", "ESA/390 G5", "ESA/390 G6",
"z/Architectur base",
// 205
"Intel(R) Core(TM) i5 processor",
"Intel(R) Core(TM) i3 processor",
// 210
"VIA C7(TM)-M Processor Family",
"VIA C7(TM)-D Processor Family",
"VIA C7(TM) Processor Family",
"VIA Eden(TM) Processor Family",
"Multi-Core Intel(R) Xeon(R) processor",
"Dual-Core Intel(R) Xeon(R) processor 3xxx Series",
"Quad-Core Intel(R) Xeon(R) processor 3xxx Series",
"VIA Nano(TM) Processor Family",
"Dual-Core Intel(R) Xeon(R) processor 5xxx Series",
"Quad-Core Intel(R) Xeon(R) processor 5xxx Series",
// 221
"Dual-Core Intel(R) Xeon(R) processor 7xxx Series",
"Quad-Core Intel(R) Xeon(R) processor 7xxx Series",
"Multi-Core Intel(R) Xeon(R) processor 7xxx Series",
"Multi-Core Intel(R) Xeon(R) processor 3400 Series",
// 230
"Embedded AMD Opteron(TM) Quad-Core Processor Family",
"AMD Phenom(TM) Triple-Core Processor Family",
"AMD Turion(TM) Ultra Dual-Core Mobile Processor Family",
"AMD Turion(TM) Dual-Core Mobile Processor Family",
"AMD Athlon(TM) Dual-Core Processor Family",
"AMD Sempron(TM) SI Processor Family",
"AMD Phenom(TM) II Processor Family",
"AMD Athlon(TM) II Processor Family",
"Six-Core AMD Opteron(TM) Processor Family",
"AMD Sempron(TM) M Processor Family",
// 250
"i860", "i960",
"Reserved (SMBIOS Extension)",
"Reserved (Un-initialized Flash Content - Lo)", "SH-3",
"SH-4", "ARM", "StrongARM",
// 300
"6x86", "MediaGX",
"MII", "WinChip", "DSP", "Video Processor",
// 65534
"Reserved (For Future Special Purpose Assignment)",
"Reserved (Un-initialized Flash Content - Hi)" },
MappingStrings { "MIF.DMTF|Processor|017.3" },
ModelCorrespondence { "CIM_Processor.OtherFamilyDescription" }]
uint16 Family;
[Description (
"A string that describes the Processor Family type. It is "
"used when the Family property is set to 1 (\"Other\"). "
"This string should be set to NULL when the Family "
"property is any value other than 1." ),
MaxLen ( 64 ),
ModelCorrespondence { "CIM_Processor.Family" }]
string OtherFamilyDescription;
[Description (
"CPU socket information that includes data on how this "
"Processor can be upgraded (if upgrades are supported). "
"This property is an integer enumeration." ),
ValueMap { "1", "2", "3", "4", "5", "6", "7", "8", "9", "10",
"11", "12", "13", "14", "15", "16", "17", "18", "19",
"20", "21", "22", "23", "24", "25", "26", "27", "28",
"29", "30", "31", "32" },
Values { "Other", "Unknown", "Daughter Board", "ZIF Socket",
"Replacement/Piggy Back", "None", "LIF Socket", "Slot 1",
"Slot 2", "370 Pin Socket", "Slot A", "Slot M",
"Socket 423", "Socket A (Socket 462)", "Socket 478",
"Socket 754", "Socket 940", "Socket 939",
"Socket mPGA604", "Socket LGA771", "Socket LGA775",
"Socket S1", "Socket AM2", "Socket F (1207)",
"Socket LGA1366", "Socket G34", "Socket AM3",
"Socket C32", "Socket LGA1156", "Socket LGA1567",
"Socket PGA988A", "Socket BGA1288" },
MappingStrings { "MIF.DMTF|Processor|017.7" }]
uint16 UpgradeMethod;
[Description ( "The maximum speed (in MHz) of this Processor." ),
Units ( "MegaHertz" ),
MappingStrings { "MIF.DMTF|Processor|017.5" },
PUnit ( "hertz * 10^6" )]
uint32 MaxClockSpeed;
[Description ( "The current speed (in MHz) of this Processor." ),
Units ( "MegaHertz" ),
MappingStrings { "MIF.DMTF|Processor|017.6" },
PUnit ( "hertz * 10^6" )]
uint32 CurrentClockSpeed;
[Description ( "Processor data width in bits." ),
Units ( "Bits" ),
PUnit ( "bit" )]
uint16 DataWidth;
[Description ( "Processor address width in bits." ),
Units ( "Bits" ),
PUnit ( "bit" )]
uint16 AddressWidth;
[Description (
"Loading of this Processor, averaged over the last "
"minute, in Percent." ),
Units ( "Percent" ),
Gauge, MappingStrings {
"MIB.IETF|HOST-RESOURCES-MIB.hrProcessorLoad" },
PUnit ( "percent" )]
uint16 LoadPercentage;
[Description (
"Stepping is a free-form string that indicates the "
"revision level of the Processor within the "
"Processor.Family." ),
ModelCorrespondence { "CIM_Processor.Family" }]
string Stepping;
[Description (
"A globally unique identifier for the Processor. This "
"identifier can be unique only within a Processor Family." )]
string UniqueID;
[Description (
"The CPUStatus property that indicates the current status "
"of the Processor. For example, the Processor might be "
"disabled by the user (value=2), or disabled due to a "
"POST error (value=3). Information in this property can "
"be obtained from SMBIOS, the Type 4 structure, and the "
"Status attribute." ),
ValueMap { "0", "1", "2", "3", "4", "7" },
Values { "Unknown", "CPU Enabled", "CPU Disabled by User",
"CPU Disabled By BIOS (POST Error)", "CPU Is Idle", "Other" }]
uint16 CPUStatus;
[Description (
"The speed (in MHz) of the external bus interface (also "
"known as the front side bus)." ),
Units ( "MegaHertz" ),
PUnit ( "hertz * 10^6" )]
uint32 ExternalBusClockSpeed;
};
| No CVS admin address has been configured |
Powered by ViewCVS 0.9.2 |