![]() ![]() |
![]() |
File: [Pegasus] / pegasus / Schemas / CIM2101 / DMTF / Device / Attic / CIM_PCIBridge.mof
(download)
Revision: 1.1, Tue Dec 6 22:12:48 2005 UTC (18 years, 7 months ago) by jim.wunderlich Branch: MAIN CVS Tags: TASK_PEP233_EmbeddedInstSupport-merge_out_trunk, TASK_BUG_5314_IPC_REFACTORING_ROOT, TASK_BUG_5314_IPC_REFACTORING_BRANCH, TASK_BUG_5314_IPC_REFACTORING-V1, TASK_BUG_5191_QUEUE_CONSOLIDATION_ROOT, TASK_BUG_5191_QUEUE_CONSOLIDATION_BRANCH, TASK-TASK-BUG4011_WinLocalConnect-branch-New-root, TASK-TASK-BUG4011_WinLocalConnect-branch-New-merged_out_to_branch, TASK-TASK-BUG4011_WinLocalConnect-branch-New-merged_out_from_trunk, TASK-TASK-BUG4011_WinLocalConnect-branch-New-merged_in_to_trunk, TASK-TASK-BUG4011_WinLocalConnect-branch-New-merged_in_from_branch, TASK-TASK-BUG4011_WinLocalConnect-branch-New-branch, TASK-PEP268_SSLClientCertificatePropagation-root, TASK-PEP268_SSLClientCertificatePropagation-merged_out_to_branch, TASK-PEP268_SSLClientCertificatePropagation-merged_out_from_trunk, TASK-PEP268_SSLClientCertificatePropagation-merged_in_to_trunk, TASK-PEP268_SSLClientCertificatePropagation-merged_in_from_branch, TASK-PEP268_SSLClientCertificatePropagation-branch, TASK-PEP267_SLPReregistrationSupport-root, TASK-PEP267_SLPReregistrationSupport-merging_out_to_branch, TASK-PEP267_SLPReregistrationSupport-merging_out_from_trunk, TASK-PEP267_SLPReregistrationSupport-merged_out_to_branch, TASK-PEP267_SLPReregistrationSupport-merged_out_from_trunk, TASK-PEP267_SLPReregistrationSupport-merged_in_to_trunk, TASK-PEP267_SLPReregistrationSupport-merged_in_from_branch, TASK-PEP267_SLPReregistrationSupport-branch, TASK-PEP250_RPMProvider-root, TASK-PEP250_RPMProvider-merged_out_to_branch, TASK-PEP250_RPMProvider-merged_out_from_trunk, TASK-PEP250_RPMProvider-merged_in_to_trunk, TASK-PEP250_RPMProvider-merged_in_from_branch, TASK-PEP250_RPMProvider-branch, TASK-PEP245_CimErrorInfrastructure-root, TASK-PEP245_CimErrorInfrastructure-merged_out_to_branch, TASK-PEP245_CimErrorInfrastructure-merged_out_from_trunk, TASK-PEP245_CimErrorInfrastructure-merged_in_to_trunk, TASK-PEP245_CimErrorInfrastructure-merged_in_from_branch, TASK-PEP245_CimErrorInfrastructure-branch, TASK-PEP241_OpenPegasusStressTests-root, TASK-PEP241_OpenPegasusStressTests-merged_out_to_branch, TASK-PEP241_OpenPegasusStressTests-merged_out_from_trunk, TASK-PEP241_OpenPegasusStressTests-merged_in_to_trunk, TASK-PEP241_OpenPegasusStressTests-merged_in_from_branch, TASK-PEP241_OpenPegasusStressTests-branch, TASK-Bugs5690_3913_RemoteCMPI-root, TASK-Bugs5690_3913_RemoteCMPI-merged_out_to_branch, TASK-Bugs5690_3913_RemoteCMPI-merged_out_from_trunk, TASK-Bugs5690_3913_RemoteCMPI-merged_in_to_trunk, TASK-Bugs5690_3913_RemoteCMPI-merged_in_from_branch, TASK-Bugs5690_3913_RemoteCMPI-branch, TASK-Bug2102_RCMPIWindows-root, TASK-Bug2102_RCMPIWindows-merged_out_to_branch, TASK-Bug2102_RCMPIWindows-merged_out_from_trunk, TASK-Bug2102_RCMPIWindows-merged_in_to_trunk, TASK-Bug2102_RCMPIWindows-merged_in_from_branch, TASK-Bug2102_RCMPIWindows-branch, TASK-Bug2021_RemoteCMPIonWindows-root, TASK-Bug2021_RemoteCMPIonWindows-merged_out_to_branch, TASK-Bug2021_RemoteCMPIonWindows-merged_out_from_trunk, TASK-Bug2021_RemoteCMPIonWindows-merged_in_to_trunk, TASK-Bug2021_RemoteCMPIonWindows-merged_in_from_branch, TASK-Bug2021_RemoteCMPIonWindows-branch, TASK-Bug2021_RCMPIonWindows-root, TASK-Bug2021_RCMPIonWindows-merged_out_to_branch, TASK-Bug2021_RCMPIonWindows-merged_out_from_trunk, TASK-Bug2021_RCMPIonWindows-merged_in_to_trunk, TASK-Bug2021_RCMPIonWindows-merged_in_from_branch, TASK-Bug2021_RCMPIonWindows-branch, TASK-BUG7240-root, TASK-BUG7240-branch, TASK-BUG4011_WinLocalConnect-root, TASK-BUG4011_WinLocalConnect-merged_out_to_branch, TASK-BUG4011_WinLocalConnect-merged_out_from_trunk, TASK-BUG4011_WinLocalConnect-merged_in_to_trunk, TASK-BUG4011_WinLocalConnect-merged_in_from_branch, TASK-BUG4011_WinLocalConnect-branch-New, TASK-BUG4011_WinLocalConnect-branch, STABLE, RELEASE_2_6_3-RC2, RELEASE_2_6_3-RC1, RELEASE_2_6_3, RELEASE_2_6_2-RC1, RELEASE_2_6_2, RELEASE_2_6_1-RC1, RELEASE_2_6_1, RELEASE_2_6_0-RC1, RELEASE_2_6_0-FC, RELEASE_2_6_0, RELEASE_2_6-root, RELEASE_2_6-branch-clean, RELEASE_2_6-branch, RELEASE_2_5_5-RC2, RELEASE_2_5_5-RC1, RELEASE_2_5_5, RELEASE_2_5_4-RC2, RELEASE_2_5_4-RC1, RELEASE_2_5_4, RELEASE_2_5_3-RC1, RELEASE_2_5_3, RELEASE_2_5_2-RC1, RELEASE_2_5_2, RELEASE_2_5_1-RC1, RELEASE_2_5_1, RELEASE_2_5-root, RELEASE_2_5-branch, PEP286_PRIVILEGE_SEPARATION_ROOT, PEP286_PRIVILEGE_SEPARATION_CODE_FREEZE, PEP286_PRIVILEGE_SEPARATION_BRANCH, PEP286_PRIVILEGE_SEPARATION_1, PEP244_ServerProfile-root, PEP244_ServerProfile-branch, PEP233_EmbeddedInstSupport-root, PEP233_EmbeddedInstSupport-branch BUG#: 4412 TITLE: Install and connect CIM 2.10 schema DESCRIPTION: Adding DMTF CIM schema version 2.10.1 |
// Copyright (c) 2005 DMTF. All rights reserved. // <change cr="CIMCoreCR00735.001" type ="change">Update of // descriptions based on Tech Edit review.</ // ================================================================== // CIM_PCIBridge // ================================================================== [Version ( "2.10.0" ), Description ( "Capabilities and management of a PCI controller that provide " "bridge-to-bridge capability.")] class CIM_PCIBridge : CIM_PCIController { [Description ( "Array of doubleword base-memory addresses.")] uint32 BaseAddress[2]; [Description ( "The type of bridge. Except for \"Host\" (value=0), the type " "of bridge is PCI-to-<value>. For type \"Host\", the device " "is a Host-to-PCI bridge."), ValueMap { "0", "1", "2", "3", "4", "5", "6", "7", "8", "128" }, Values { "Host", "ISA", "EISA", "Micro Channel", "PCI", "PCMCIA", "NuBus", "CardBus", "RACEway", // 128 "Other" }] uint16 BridgeType; [Description ( "The timeslice for the secondary interface when the bridge " "is acting as an initiator. A 0 value indicates no " "requirement."), Units ( "PCI clock cycles" )] uint8 SecondaryLatencyTimer; [Description ( "The number of the highest numbered bus that exists behind " "the bridge.")] uint8 SubordinateBusNumber; [Description ( "The number of the PCI bus segment to which the secondary " "interface of the bridge is connected.")] uint8 SecondayBusNumber; [Description ( "The number of the PCI bus segment to which the primary " "interface of the bridge is connected.")] uint8 PrimaryBusNumber; [Description ( "The contents of the SecondaryStatusRegister of the Bridge. " "For more information on the contents of this register, " "refer to the PCI-to-PCI Bridge Architecture Specification.")] uint16 SecondaryStatusRegister; [Description ( "The slowest device-select timing for a target device on the " "secondary bus."), ValueMap { "0", "1", "2", "3", "4", "5" }, Values { "Unknown", "Other", "Fast", "Medium", "Slow", "Reserved" }] uint16 SecondaryBusDeviceSelectTiming; [Description ( "End address of the I/O addresses supported by the bus. The " "upper 4 bits of this property specify the address bits, " "AD[15::12], of the I/O address. Each of the remaining 12 " "bits of the I/O address are assumed to be 1.")] uint8 IOLimit; [Description ( "Base address of I/O addresses supported by the bus. The " "upper 4 bits of this property specify the address bits, " "AD[15::12], of the I/O address. Each of the remaining 12 " "bits of the I/O address are assumed to be 0.")] uint8 IOBase; [Description ( "End address of the memory supported by the bus. The upper " "12 bits of this property specify the address bits, " "AD[31::20], of a 32-bit memory address. Each of the " "remaining 20 bits of the address are assumed to be 1.")] uint16 MemoryLimit; [Description ( "Base address of the memory supported by the bus. The upper " "12 bits of this property specify the address bits, " "AD[31::20], of a 32-bit memory address. Each of the " "remaining 20 bits of the address are assumed to be 0.")] uint16 MemoryBase; [Description ( "End address of the memory that can be prefetched by the " "bus. The upper 12 bits of this property specify the address " "bits, AD[31::20], of a 32-bit memory address. Each of the " "remaining 20 bits of the address are assumed to be 1.")] uint16 PrefetchMemoryLimit; [Description ( "Base address of the memory that can be prefetched by the " "bus. The upper 12 bits of this property specify the address " "bits, AD[31::20], of a 32-bit memory address. Each of the " "remaining 20 bits of the address are assumed to be 0.")] uint16 PrefetchMemoryBase; [Description ( "Upper 32 bits of the supported prefetch end address when " "64-bit addressing is used. The lower 32 bits are each " "assumed to be 1.")] uint32 PrefetchLimitUpper32; [Description ( "Upper 32 bits of the supported prefetch base address when " "64-bit addressing is used. The lower 32 bits are assumed to " "be 0.")] uint32 PrefetchBaseUpper32; [Description ( "Upper 16 bits of the supported I/O end address when 32-bit " "I/O addressing is used. The lower 16 bits are each assumed " "to be 1.")] uint16 IOLimitUpper16; [Description ( "Upper 16 bits of the supported I/O base address when 32-bit " "I/O addressing is used. The lower 16 bits are assumed to be " "0.")] uint16 IOBaseUpper16; };
No CVS admin address has been configured |
Powered by ViewCVS 0.9.2 |